Roll No.----
Paper Code
4 9 5

(To be filled in the OMR Sheet)

O.M.R. Serial No.

प्रश्नपुस्तिका क्रमांक Question Booklet No.

प्रश्नपुस्तिका सीरीज Question Booklet Series

D

## B.C.A.(Third Semester) Examination, February/March-2022 BCA-303(N)

## Computer Architecture & Assembly Language

Time: 1:30 Hours Maximum Marks-100

जब तक कहा न जाय, इस प्रश्नपुस्तिका को न खोलें

- निर्देश: 1. परीक्षार्थी अपने अनुक्रमांक, विषय एवं प्रश्नपुस्तिका की सीरीज का विवरण यथास्थान सही— सही भरें, अन्यथा मृल्यांकन में किसी भी प्रकार की विसंगति की दशा में उसकी जिम्मेदारी स्वयं परीक्षार्थी की होगी।
  - 2. इस प्रश्नपुस्तिका में 100 प्रश्न हैं, जिनमें से केवल 75 प्रश्नों के उत्तर परीक्षार्थियों द्वारा दिये जाने है। प्रत्येक प्रश्न के चार वैकल्पिक उत्तर प्रश्न के नीचे दिये गये हैं। इन चारों में से केवल एक ही उत्तर सही है। जिस उत्तर को आप सही या सबसे उचित समझते हैं, अपने उत्तर पत्रक (O.M.R. ANSWER SHEET)में उसके अक्षर वाले वृत्त को काले या नीले बाल प्वांइट पेन से पूरा भर दें। यदि किसी परीक्षार्थी द्वारा निर्धारित प्रश्नों से अधिक प्रश्नों के उत्तर दिये जाते हैं तो उसके द्वारा हल किये गये प्रथमतः यथा निर्दिष्ट प्रश्नोत्तरों का ही मृल्यांकन किया जायेगा।
  - 3. प्रत्येक प्रश्न के अंक समान हैं। आप के जितने उत्तर सही होंगे, उन्हीं के अनुसार अंक प्रदान किये जायेंगे।
  - 4. सभी उत्तर केवल ओ०एम०आर० उत्तर पत्रक (O.M.R. ANSWER SHEET) पर ही दिये जाने हैं। उत्तर पत्रक में निर्धारित स्थान के अलावा अन्यत्र कहीं पर दिया गया उत्तर मान्य नहीं होगा।
  - 5. ओ॰एम॰आर॰ उत्तर पत्रक (O.M.R. ANSWER SHEET) पर कुछ भी लिखने से पूर्व उसमें दिये गये सभी अनुदेशों को सावधानीपूर्वक पढ़ लिया जाय।
  - 6. परीक्षा समाप्ति के उपरान्त परीक्षार्थी कक्ष निरीक्षक को अपनी प्रश्नपुस्तिका बुकलेट एवं ओ०एम०आर० शीट पृथक-पृथक उपलब्ध कराने के बाद ही परीक्षा कक्ष से प्रस्थान करें।
  - 7. निगेटिव मार्किंग नहीं है।
- महत्वपूर्ण : प्रश्नपुस्तिका खोलने पर प्रथमतः जॉच कर देख लें कि प्रश्नपुस्तिका के सभी पृष्ठ भलीमॉित छपे हुए हैं। यदि प्रश्नपुस्तिका में कोई कमी हो, तो कक्ष निरीक्षक को दिखाकर उसी सीरीज की दूसरी प्रश्नपुस्तिका प्राप्त कर लें।

195

## Rough Work / रफ कार्य

1.	Which of the following register collects the result of computation?
	(A) Instruction register
	(B) Storage register
	(C) MDR
	(D) Accumulator
2.	Which of the following circuit has $2^n$ input lines and a single output lines?
	(A) Multiplexer
	(B) Decodes
	(C) Demultiplexer
	(D) Encoder
3.	A single bus system for data transfer between 8 register each of 16 bit, the number
	of multiplexers and size of each multiplexer arerespectively.
	(A) $16, 8 \times 1$
	(B) 8, 16×1
	(C) 16, 16×1
	(D) 8, 8×1
4.	Computer bus consists of
	(A) Accumulator
	(B) Group of parallel lines
	(C) Register
	(D) Decodes
5.	Which of the following is an elementary operation executed on data stored in
	register?
	(A) Macro operation
	(B) Micro operation
	(C) Stack operation
	(D) Parallel operation

6.	A sy	stem with an n-bit microprocessor has:
	(A)	n-bit data bus
	(B)	n-bit address bus
	(C)	n-bit program counter
	(D)	n-bit stack pointer
7.	Wha	at does stack pointer hold?
	(A)	Address of current instruction
	(B)	Address of current data
	(C)	Address of next instruction
	(D)	Address of top element of stack
8.	Whi	ch is not True about program counter?
	(A)	It is an instruction pointer
	(B)	It counts the statements in a program
	(C)	It has to be initialized first at the start of instruction cycle
	(D)	It stores the address of the next instruction to be executed
9.	Whi	ch of the following is not a status bit:
	(A)	Unsigned bit
	(B)	Signed bit
	(C)	Carry bit
	(D)	Zero bit
10.	Wha	at does SIMD stand for:
	(A)	Same instruction multiple data
	(B)	Simple instruction memory device
	(C)	Single instruction multiple data
	(D)	Single instruction multiple device
Corios	D	DCA 202/40 <b>5</b>

11.	Which of the following informs a computer to perform a particular task?
	(A) Accumulator
	(B) Instruction code
	(C) Register
	(D) Stack
12.	Which of the following memory unit communicates directly with CPU?
	(A) Secondary memory
	(B) RAM
	(C) Auxiliary memory
	(D) None of the above
13.	In Booth's algorithm implementation, for multiplication of data represented with
	2's complement form, What type of shift right operation is used :
	(A) Logical
	(B) Arithmetic
	(C) Rotation with carry
	(D) Circular
14.	If an interrupt is caused by an instruction attempting to divide by zero, is said to
	create
	(A) External interrupt
	(B) Internal interrupt
	(C) Priority interrupt
	(D) Software interrupt
15.	In DMA Transfer, the required signals and addresses are given by
	(A) Processor
	(B) Interrupt service routine
	(C) DMA controller
	(D) The program

16.	The DMA transfer is initiated by:
	(A) Operating system
	(B) DMA controller
	(C) Processor
	(D) I/O device
17.	Interrupts initiated by an instruction is called:
	(A) Internal interrupt
	(B) External interrupt
	(C) Hardware interrupt
	(D) Software interrupt
18.	After the Interrupt service routine is returned should be loaded again.
	(A) Register contents
	(B) Register contents and flag condition
	(C) Flag condition
	(D) Stack content
19.	The Signal sent from processor to device after receiving an interrupt is:
	(A) Service signal
	(B) Return signal
	(C) Interrupt
	(D) Interrupt acknowledgement
20.	The mode of Data transfer, which offer high speed I/O Transfer is:
	(A) Programmed I/O
	(B) Interrupt driven I/O
	(C) Interrupt
	(D) DMA

21.	To check the readiness of the slower I/O device, the processor use :
	(A) Buffer register
	(B) Status flag
	(C) Interrupt
	(D) Exception
22.	The microprocessor notifies a Read or Write operation by :
	(A) Raising an interrupt signal
	(B) Sending special control signal along BUS
	(C) Enabling read/write bits of the device
	(D) Adding extra bit to address
23.	The place from which the return address is generated and used is:
	(A) Stack
	(B) RAM
	(C) Heap
	(D) ROM
24.	The return address of the subroutine is pointer to by:
	(A) Program counter value stored on stack
	(B) Subroutine register
	(C) Memory address register
	(D) Stack pointer
25.	Micro operation is
	(A) Complex operation on register
	(B) Elementary operations done on register
	(C) Complex instruction taking multiple clock cycles
	(D) None of the above

converts the program written in assembly language to m/c language.
(A) Assembling
(B) Assembler
(C) Interpreter
(D) Compiler
The condition Flag Z is set to 1 indicate:
(A) Error in the operation
(B) Result is zero
(C) There is an error resulted
(D) Interrupt arise
When using branch instruction, the content of which register is altered first?
(A) Instruction register
(B) Data register
(C) Program counter
(D) Accumulator
The steps in instruction cycle in proper order is:
(A) Fetch, decode, storage, execute
(B) Fetch, storage, decode, execute
(C) Fetch, decode, execute, storage
(D) Fetch, storage, execute
In a system which has 16 registers to do data processing, bits are used to
recognize the specified register.
(A) 16
(B) 12
(C) 4
(D) 6

31.	The transfer of bulk of data is done (between memory and peripheral) by :
	(A) Microcontroller
	(B) DMA controller
	(C) Arbitrator
	(D) I/O processor
32.	Which is true about LDA instruction (in 8085)?
	(A) Loads the content of Hard disk into a memory loc
	(B) Loads the content of top of stack into accumulator
	(C) Loads the content of memory location to accumulator
	(D) Loads the content of memory to stack
33.	The type of memory assignment used in Intel Processor is
	(A) Big Endian
	(B) Little Endian
	(C) Medium Endian
	(D) Small Endian
34.	If a system is 32 bit machine, then the length of each word is:
	(A) 4 byte
	(B) 8 byte
	(C) 12 byte
	(D) 16 bit
35.	A 16 bit address generates an address space of locations.
	(A) 16 K
	(B) 64 K
	(C) 4096
	(D) 1024

36.	The Addressing mode where the operand value is part of instruction is
	addressing mode.
	(A) Direct
	(B) Immediate
	(C) Relative
2=	(D) Indirect
37.	The addressing mode, which uses program counter and other info for effective
	address calculation is addressing mode.
	(A) Relative
	(B) Direct
	(C) Auto increment
	(D) Implied
38.	The addressing mode using the extra indirection pointer is called
	addressing mode.
	(A) Relative
	(B) Indexed
	(C) Register
	(D) Indirect
39.	Find the correct statement about zero address instruction:
	(A) Stack pointer given the effective address
	(B) There is no operand in the instruction
	(C) Effective address is zero
	(D) None of the above
40.	To Reduce speed mismatch between CPU registers and main memory, is
	used.
	(A) Heap
	(B) Stack
	(C) Cache
	(D) High capacity RAM

41.	CISC stands for:
	(A) Complete instruction set computer
	(B) Complex instruction set computer
	(C) Complex instruction sequence computer
	(D) Computer for integrated set computer
42.	When docing repetitive task through Loop operation, the instructions are stored
	in for efficiency.
	(A) Register
	(B) Cache
	(C) Heap
	(D) Stack
43.	A processor performingfetch or decode of different instructions during the
	execution of another instruction is called:
	(A) Pipelining
	(B) Superscalar
	(C) Array Processor
	(D) Vector Processor
44.	During the instruction cycle for execution of an instruction, which register gets
	initialized first:
	(A) MDR
	(B) PC
	(C) IR
	(D) MAR
45.	Instruction (for decoding)is stored in:
	(A) PC
	(B) Register
	(C) IR
	(D) MAR

46.	The main use of single bus structure is:
	(A) Cost effective connectivity and speed
	(B) Cost effective connectivity and ease of attaching
	(C) Fast data transfer
	(D) None of the above
47.	The I/O interface required to connect the I/O device to the bus has:
	(A) Address decodes, register, control circuit
	(B) Control circuit and register
	(C) Register only
	(D) Control circuit only
48.	The ALU uses to store the intermediate results.
	(A) Register
	(B) RAM
	(C) Accumulator
	(D) Stack
49.	The extremely fast, small RAM are called as:
	(A) Heap
	(B) Cache
	(C) Stack
	(D) Accumulator
50.	According to Von Neumann architecture, for computer is/are stored in
	main memory.
	(A) Data only
	(B) Programs only
	(C) Data and programs
	(D) None of the above

51.	Collection of 8 bits is called:
	(A) Nibble
	(B) Word
	(C) Byte
	(D) Structure
52.	Subtraction in intel 8085 is carried by :
	(A) 2's complement
	(B) 1's complement
	(C) 9's complement
	(D) Sign magnitude
53.	What components are used in BUS design or data transfer between registers in
	CUP?
	(A) MUX, decoder
	(B) MUX, encoder
	(C) MUX, adder
	(D) DEMUX, decoder
54.	Which of the following circuit is used to add 3 bits of data including a carry?
	(A) Half adder
	(B) Full adder
	(C) Encoder
	(D) Register

55.	Which of the following circuit is part of RAM and ROM?
	(A) Address decodes
	(B) Encodes
	(C) Multiplexer
	(D) Demultiplexer
56.	Which of following is true about CALL and RET instruction:
	(A) Both are 3 byte instruction
	(B) Both uses Push and POP operations respectively for their implementation
	(C) Both transfer control conditionally
	(D) None of the above
57.	About PUSH and POP instruction in 8085, which is True:
	(A) They are data transfer instructions
	(B) They are two byte instruction
	(C) They use top most memory location of stack
	(D) They affect all flags
58.	Among 5 interrupts of 8085 :
	(A) TRAP is maskable interrupt
	(B) TRAP is non-maskable interrupt & highest priority
	(C) TRAP is having lowest priority
	(D) None of the answer is correct

59.	Which statement is true about LXI H, 2080 instech:
	(A) Load H, L register with 20H, 80H respectively
	(B) Load H, L register with 80H, 20H respectively
	(C) It is a 2-byte instruction
	(D) It uses direct addressing mode
60.	Compare and complement opcodes in 8085 are and respectively.
	(A) CMP, CMA
	(B) CMA, CMP
	(C) CM, CMA
	(D) CP, CMA
61.	RLC and RRC instructions means rotate accumulator:
	(A) Left with carry, right with carry
	(B) Left, right
	(C) Right, left
	(D) None of the above
62.	INX B means:
	(A) Increment register B
	(B) Increment register pair BC
	(C) Increment is register pair BD
	(D) Increment is in Register mode

63.	Which of the following is an instruction for Data Transfer from memory (pointed
	by H1pair) to microprocessor?
	(A) MOV M, R
	(B) MOV R, M
	(C) MVI R, M
	(D) MVI M, R
64.	JZ, JNZ instructions are used to:
	(A) Check the end of loop execution
	(B) Unconditionally jump
	(C) execute based on carry flag
	(D) None of the above
65.	Which one is false?
	(A) INR and DCR affect content of given register
	(B) INR and DCR affect all flags
	(C) ADD, SUB instruction assume Accumulator as implied operand
	(D) ADD, SUB do not affect the content of operand register
66.	Which is true about data transfer instructions in 8085 ?
	(A) They set all flags
	(B) They do not affect any flags
	(C) They do not affect source content
	(D) In 08 H is a data transfer instruction
67.	For program execution by the computer, the data and instructions are stored
07.	temporarily in:
	(A) ROM
	(B) RAM
	(C) Control Unit
	(D) Hard disk

68.	In which of the following form, the computer stores data/instruction in memory?
	(A) Binary
	(B) Hexadecimal
	(C) Octal
	(D) Decimal
69.	In register mode, to specify any of 8 register, the no. of bits of used to specify a
	register is:
	(A) 2
	(B) 3
	(C) 8
	(D) 4
70.	Which modes give easiest way to find operand?
	(A) implied, direct
	(B) Implied, immediate
	(C) Register indirect, relative
	(D) Indexed, relative
71.	Which is not true about assay processor?
	(A) It is a MIMD organized processor
	(B) It can be attached to host computer
	(C) It can be organized with multiple processing elements and multiple local
	memories
	(D) These are highly specialized processor
72.	Which is not true for a super computer?
	(A) It is commercial computer with vector instar and pipeline floating point arithmetic operation
	(B) It is suitable as a general purpose computer
	(C) It is very costly
	(D) First super computer is CRAY-1

73.	Cho	ose the correct statement:
	(A)	Read and write control lines in CPU are bidirectional
	(B)	Read and write control lines in DMA controller are bidirectional
	(C)	Read, write control lines are unidirectional in DMA controller
	(D)	None of the above
74.	Acci	umulator is a type of:
	(A)	Cache
	(B)	RAM
	(C)	MAR
	(D)	Register
75.	Soft	ware method for implementing priority interrupt is called
	(A)	Daily chaining
	(B)	DMA
	(C)	Polling
	(D)	Priority encoder
76.	Han	d shaking method:
	(A)	Used for synchronizing independent units communicating
	(B)	Uses strobe pulse
	(C)	Does not guarantee the receipt of message
	(D)	Used for data conversion
77.	Inpu	t-output interface is used for :
	(A)	Signal conversion only
	(B)	Synchronization only
	(C)	Signal, data conversion, synchronization
	(D)	Data processing

78.	What is not a possible register pair used in 8085?
	(A) Accumulator and flag register
	(B) Accumulator and B register
	(C) Register D and E
	(D) Register H and L
79.	ADD M instruction uses addressing mode.
	(A) Register indirect
	(B) Memory
	(C) Direct
	(D) Register
80.	The CPI instruction:
	(A) Compare Accumulator content and data byte
	(B) Compare Accumulator and register
	(C) Complement data bytes
	(D) Complement accumulator
81.	In the following instruction:
	LXI H, 2050
	MVI A, 20H
	SUB M,
	The size of each instruction written above are respectively.
	(A) 3, 2, 3 bytes
	(B) 3, 2, 2 bytes
	(C) 3,2, 1 bytes
	(D) 2, 1, 3 bytes
82.	For the following code, find the final value of Accumulator
	MVI A, 33H
	MVI B,78H
	ADD B
	CMA
	ANI 52H
	(A) 01 H
	(B) 11 H
	(C) 50 H
	(D) 32 H

83.	The content of accumulator after the execution of following instruction will be:
	MVI A, L8 H
	ORA A
	RAL
	(A) 6E H
	(B) 91 H
	(C) EF H
	(D) ED H
84.	The flag register in 8085 has no. of flag bits.
	(A) 4
	(B) 5
	(C) 6
	(D) 3
85.	Which of the following Pins of 8085 are used for DMA transfer?
	(A) HOLD, HLDA
	(B) INTR, IN
	(C) RD, WR
	(D) ALE, $IO/\overline{M}$
86.	Which signal causes the microprocessor to terminate current activity?
	(A) Interrupt
	(B) Reset
	(C) Both
	(D) HOLD
87.	Which control signal is used for demultiplexing lower order address and data bus?
	(A) ALE
	(B) HOLD
	(C) RD
	(D) $IO/\overline{M}$

88.	ALE stands for (in 8085):
	(A) Address lower end
	(B) Address latch end
	(C) Address lower enable
	(D) Address latch enable
89.	The no of general purpose programmable register and memory pointer register
	are, respectively.
	(A) 7, 2
	(B) 8, 4
	(C) 10, 2
	(D) 8, 2
90.	Which of the following is not a control signal in 8085?
	(A) Read
	(B) Write
	(C) Reset
	(D) ALE
91.	Which of the following is used to store important info during subroutine call and
	interrupt?
	(A) Data register
	(B) Queue
	(C) Stack
	(D) Address register
92.	In 8085 microprocessor, what is size of stack pointer (SP):
	(A) 6 bit
	(B) 16 bit
	(C) 8 bit
	(D) 32 bit

93. When 8085 performs the operation 7AH - A2H what will be the outcomes: (A) Result = D8H, Cy = 1, S= 0(B) Result = D8H, Cy = 0, S= 1(C) Result = D8H, Cy = 1, S = 1(D) Result = D8H, Cy = 0, S = 094. In 8085 microprocessor, which signal is used to delay Read, Write until a slow responding peripheral is ready to send or accept data: (A) ALE (B) READY (C) HOLD (D) INTR Highest priority interrupt in 8085 is: 95. (A) RST 7.5 (B) RST 6.5 (C) TRAP (D) INTR 96. The 8085 MP has: (A) 8 bit data bus, 8 bit address bus (B) 8 bit data bus, 16 bit address bus (C) 16 bit data bus, 8 bit address bus (D) 16 bit data bus, 8 bit data bus Which of the following is a bulk data Transfer Technique? 97. (A) Interrupt driven I/O

(B) DMA

(C) MIMD

(D) Subroutine call

- 98. For arithmetic pipeline (for add/ subtract), the following one the segments :
  - (i) Align the mantissa
  - (ii) Add/ subtract mantissa
  - (iii) Compare exponent
  - (iv) Normalize result
  - (A) (i), (ii), (iii), (iv)
  - (B) (iii), (i), (ii), (iv)
  - (C) (ii), (i), (iii), (iv)
  - (D) (iii), (ii), (i), (iv)
- 99. Which is not true about RISC?
  - (A) It stands for reduced instruction set computer
  - (B) It uses microprogrammed control unit
  - (C) Memory access is limited to load and store instruction
  - (D) Easily decoded instruction format
- 100. Which of the following is a function of control unit:
  - (A) It performs logic operation
  - (B) It performs arithmetic operation
  - (C) It stores program
  - (D) It decodes the instructions of the program

\*\*\*\*\*

## DO NOT OPEN THE QUESTION BOOKLET UNTIL ASKED TO DO SO

- 1. Examinee should enter his / her roll number, subject and Question Booklet Series correctly in the O.M.R. sheet, the examinee will be responsible for the error he / she has made.
- 2. This Question Booklet contains 100 questions, out of which only 75 Question are to be Answered by the examinee. Every question has 4 options and only one of them is correct. The answer which seems correct to you, darken that option number in your Answer Booklet (O.M.R ANSWER SHEET) completely with black or blue ball point pen. If any examinee will mark more than one answer of a particular question, then the first most option will be considered valid.
- 3. Every question has same marks. Every question you attempt correctly, marks will be given according to that.
- 4. Every answer should be marked only on Answer Booklet (O.M.R ANSWER SHEET). Answer marked anywhere else other than the determined place will not be considered valid.
- 5. Please read all the instructions carefully before attempting anything on Answer Booklet(O.M.R ANSWER SHEET).
- 6. After completion of examination please hand over the Answer Booklet (O.M.R ANSWER SHEET) to the Examiner before leaving the examination room.
- 7. There is no negative marking.

**Note:** On opening the question booklet, first check that all the pages of the question booklet are printed properly in case there is an issue please ask the examiner to change the booklet of same series and get another one.