



Chhatrapati Shahu Ji Maharaj
University, Kanpur

Answer Script Details
Barcode 10293269

Roll No. 23071002365
Total Mark 46/75.00

Exam BACHELOR OF COMPUTER APPLICATIONS_ODD EXA
Subject BCA3004 - DIGITAL ELECTRONICS AND COMPUTER I

Question wise Mark Summary

Q.No Mark Q.No Mark Q.No Mark Q.No Mark

1A 3/5

1B 3/5

1C 3/5

1D 3/5

1E 3/5

1F 3/5

1G 3/5

1H 3/5

1I 3/5

2 NA/15

3 9/15

4 NA/15

5 NA/15

6 NA/15

7 NA/15

8 NA/15

9 10/15

Chhatrapati Shahu Ji Maharaj University Kanpur, Uttar Pradesh

Date of Exam : 04/01/25 Shift : Afternoon Room No. G-13
 Paper Code: BCA-3004 Subject: Computer Organization Year/Sem: IIIrd Sem
 Name of Candidate: Khyati Shrivedi

Roll No. 23071002365


 Signature of Candidate

 Signature of Invigilator

 Signature of COE Facilitator

PART-II

MARKS OBTAINED										
Q.	1	2	3	4	5	6	7	8	9	10
(a)										
(b)										
(c)										
(d)										
(e)										
(f)										
(g)										
(h)										
(i)										
(j)										
Total										
Total Marks in Figures						Max. Marks				
Total Marks in Words										



Paper Code

Signature of Evaluator

Course: Bachelor of Computer Application
 Session: 2024-2025 Year/Semester: IIIrd Sem
 Subject: Digital Electronics and Computer Organization
 Paper Code: BCA 3004
 Exam Date: 4 0 1 2 0 2 5
 Name of Candidate: H V A T I T R I V E D I
 Father's Name: K T R I V E D I

महाविद्यालय का कोड College Code: KN162
 परीक्षा केंद्र का कोड Exam Centre Code: KN162

A	A	0	0	0
B	B	1	1	1
F	F	2	2	2
H	H	3	3	3
K	K	4	4	4
L	L	5	5	5
R	R	6	6	6
S	S	7	7	7
U	U	8	8	8
V	V	9	9	9

परीक्षा का प्रकार Type of Exam

Regular Ex. Student
 Back paper Exam

ANSWER BOOKLET NO.

10293269

BCA 3004
Paper Code



नमस्करण संख्या Enrollment Number: CSJMA23000129517

परीक्षार्थी का अभ्युक्त संख्या Candidate's Roll Number

23071002365

0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1
2	2	2	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	4	4	4
5	5	5	5	5	5	5	5	5	5
6	6	6	6	6	6	6	6	6	6
7	7	7	7	7	7	7	7	7	7
8	8	8	8	8	8	8	8	8	8
9	9	9	9	9	9	9	9	9	9

पेपर कोड Paper Code

3004

A	0	0	0	0	0	0
B	1	1	1	1	1	1
C	2	2	2	2	2	2
E	3	3	3	3	3	3
F	4	4	4	4	4	4
G	5	5	5	5	5	5
Z	6	6	6	6	6	6
Q	7	7	7	7	7	7
W	8	8	8	8	8	8
Y	9	9	9	9	9	9



Khyati Shrivedi

Signature of Candidate


 Signature of Invigilator

CSJMA


 Signature of COE Facilitator

नोट : 1. परीक्षार्थी को निर्दिष्ट किया जाता है कि आवरण पन्ने के पृष्ठ पत्र पर अंकित सभी निर्देशों को सावधानीपूर्वक पढ़ें।
 2. केंद्र में गयी जाने वाली प्रविष्टियों वाली तालिका से शुल्क की जायें। 3. नीचे की काले या नीले रंग के पेन से भर जायें।

INSTRUCTIONS TO THE CANDIDATE FOR FILLING PART-I

1. Read the instructions carefully given on the answer script and admit card.
2. Write Date of Exam, Shift, Paper Code & Name of Subject Correctly.
3. Write Name & Roll No. Correctly.
4. Write Semester & Branch Correctly.

INSTRUCTIONS TO THE CANDIDATE FOR FILLING PART-II

1. Use blue or black ball point pen for writing alphabets & numerals in Boxes.
2. Carefully study the example before you start marking.
3. As shown in the example below blacken the circles completely.



4. Make no Stray marks on this sheet.
5. **DO NOT WRITE OR MARK ON THE BAR CODE.**

IN ORDER TO AVOID UFM (UNFAIR MEANS):

1. The Roll No. and Answer Book no. found elsewhere or any other symbol found in the answer book will be treated as unfair means.
2. Any tempering of Bar Code and Booklet no shall be treated as Unfair Means.
3. Do Not bring the materials like slip of paper/mobile/digital diaries/ study material/ revision notes in examination hall. Possession of the mobiles/ digital diaries/ electronic watch and any other electronic gadget except memory less scientific calculator shall be considered as UFM case.
4. Do not-keep or paste currency note in answer script it shall be consider as UFM.

अनुचित साधन से बचने हेतु:

1. उत्तर पुस्तिका के निर्दिष्ट स्थान को छोड़कर अनुक्रमांक एवं उत्तरपुस्तिका का क्रमांक कहीं और न लिखें तथा कोई भी चिन्ह न बनायें क्योंकि यह अनुचित साधन प्रयोग की परिधि में आता है।
2. उत्तर पुस्तिका के बारकोड अथवा उत्तर पुस्तिका संख्या पर छेद करने पर अनुचित साधन प्रयोग माना जायेगा।
3. परीक्षा कक्ष में निम्न वस्तुएं साथ न लायें, जैसे लिखे हुए कागज के टुकड़े, मोबाइल, डिजिटल कायरी, कोपी, पुस्तक यह सभी वस्तुएं जो अनुचित साधन के अन्तर्गत आती हैं। केवल संबंधित प्रश्नपत्र में ही मेमोरी जैसे साइटफिक कॅलकुलेटर ले जाने की अनुमति होगी।
4. उत्तर पुस्तिकाओं में रूपरे न रखें न ही उत्तर पुस्तिका में विषयकार्य। ऐसा करना अनुचित साधन प्रयोग की परिधि में आता है।

परीक्षार्थी के लिए निर्देश

1. प्रवेश पत्र एवं उत्तर पुस्तिका पर दिये गये निर्देशों को ध्यान से पढ़ें।
2. कवर पृष्ठ के दूसरी तरफ कुछ न लिखें।
3. उत्तर पुस्तिका के पृष्ठों पर दोनों तरफ लिखें।
4. प्रश्न पत्र पर अपने अनुक्रमांक के अतिरिक्त कुछ न लिखें।
5. प्रश्न पत्र कोड एवं प्रश्न पत्र कोड सावधानी पूर्वक लिखें।
6. अपनी स्थिति स्पष्ट लिखें।
7. उत्तर पुस्तिका के पृष्ठों की संख्या देखें। अगर उत्तर पुस्तिका में पृष्ठ (1-24) से कम है या फटे हुए हैं, तो परीक्षा शुरू होने के पूर्व दूसरी उत्तर पुस्तिका ल लें।
8. प्रश्नपत्र को देख, यदि प्रश्नपत्र के विषय कोड, विषय का नाम तथा प्रश्न में कोई त्रुटि है तो उसके परीक्षा शुरू होने के 30 मिनट के अन्दर कक्ष निरीक्षक को तत्काल सूचित करें, उसके बाद विश्वविद्यालय द्वारा कोई कार्यवाही नहीं की जायेगी।
9. प्रश्नों के उत्तर लिखने के लिये पेंसिल का प्रयोग न करें।
10. B कोपी या अतिरिक्त छाक नहीं दिया जायेगा।

INSTRUCTIONS TO THE CANDIDATE

1. Read the instructions carefully given on the Question Paper Admit Card & Answer Script.
2. Do not write anything on back side of the cover page.
3. Write on both sides of pages of answer book.
4. Do not write anything on question paper except Roll Number.
5. Write Paper Code & Question Paper Id carefully.
6. CHECK the number of pages (1-32) or any other kind of damage in your answer script, if found than change the answer scri immediately before the commencement of examination.
7. CHECK the Question Paper for any kind of discrepancy of Subject Code, Subject Name and Question of the Question Paper during first THIRTY MINUTES of the commencement of the exam, so that it can be corrected in TIME. After that no corrections shall be entertained by the university.
8. Do not use pencil for answering the question.
9. Write status correctly e.g. those appearing in carry over paper should fill in status as Carry Over. Those appearing as Ex Students should fill in status as ex.
10. No supplementary answer book & graph paper will be provided.

INSTRUCTIONS TO THE CANDIDATE FOR FILLING PART-IV

1. Use blue or black ball point pen for writing alphabets & numerals in Boxes.
2. Use blue or black ball point pen for filling the circles.

1	8	1	5	4	3	2	1	6	9
0	0	0	0	0	0	0	0	0	0
1	●	1	●	1	1	1	1	●	1
2	2	2	2	2	2	●	2	2	2
3	3	3	3	3	1	●	3	3	3
4	4	4	4	4	●	4	4	4	4
5	5	5	5	●	5	5	5	5	5
6	6	6	6	6	6	6	6	●	6
7	7	7	7	7	7	7	7	7	7
8	8	●	8	8	8	8	8	8	8
9	9	9	9	9	9	9	9	9	●

Note - If your Roll No. is of 10 digits. Please leave first three colour



Section-A

a. Minterm

- A minterm is a combination of boolean variables which are combined with AND (\cdot) operator.
- Each variable in a minterm can exist in its real or complemented state.
- A minterm is used in a formation of SOP (Sum of Products) Expression. In which the minterms are combined with (+) or operator.
- If there are two variables x and y the number of possible combinations of minterms = 2^n
So there can be $2^2 = 4$ possible minterms $xy, xy', x'y, x'y'$.
- A minterm is formed when a function result = 1.
- These are represented by m .
- For three variables a, b, c

a	b	c	Minterms
0	0	0	m_0
0	0	1	m_1
0	1	0	m_2
0	1	1	m_3
1	0	0	m_4
1	0	1	m_5
1	1	0	m_6
1	1	1	m_7

Total 8 combinations
 $a'b'c'$
 $a'b'c$
 $a'bc'$
 $a'bc$
 $ab'c'$
 $ab'c$
 abc'
 abc



Maxterms

- Maxterms are a combination of boolean variables in which the variables are combined using + OR operation.
- A maxterm is used for the formation of POS (product of Sum) functions expressions.
- A maxterm is formed when a boolean function results to 0.
- In maxterms the complemented state is 1 and real state is 0.
- It is represented by M .
- For n variables there can be 2^n combinations of maxterms therefore for 3 variables A, B, C.

A	B	C	Maxterms	
0	0	0	$a+b+c$	M_0
0	0	1	$a+b+\bar{c}$	M_1
0	1	0	$a+\bar{b}+c$	M_2
0	1	1	$a+\bar{b}+\bar{c}$	M_3
1	0	0	$\bar{a}+b+c$	M_4
1	0	1	$\bar{a}+b+\bar{c}$	M_5
1	1	0	$\bar{a}+\bar{b}+c$	M_6
1	1	1	$\bar{a}+\bar{b}+\bar{c}$	M_7



b. Full Adder

- A full adder is a combinational circuit that has 2 inputs and 2 outputs.
- A full adder is used to add 3 binary bits at a time.
- For three inputs A, B, C it has two outputs which sum and carry. Therefore when we take the inputs it will store the addition of the input combination in the sum part. The least-significant bit of the result is stored in the sum, and carry stores 1 if there is a carry and 0 if there is no carry.

Truth Table of Full Adder

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Do Not Write anything in this Portion

K Map for Sum

A \ B	00	01	11	10
0		1		1
1	1		1	

$$F = f_1 + f_2 + f_3$$

$$F = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= \bar{A}(\bar{B}\bar{C} + B\bar{C}) + A(\bar{B}\bar{C} + BC)$$

$$= \bar{A}(B \oplus C) + A(B \oplus C) \rightarrow \text{because } \dots$$

$$\boxed{\text{Sum} = A \oplus B \oplus C}$$

$$((\bar{B}\bar{C} + BC)')$$

$$(\bar{B}\bar{C} \oplus BC)'$$

$$(\bar{B} + \bar{C} \cdot \bar{B} \cdot \bar{C})'$$

$$(\bar{B}\bar{B} + \bar{B}\bar{C} + C\bar{B} + C\bar{C})'$$

$$(\bar{B}\bar{C} + C\bar{B})'$$

$$(B \oplus C)'$$

K Map for Carry

A \ B	00	01	11	10
0			1	
1		1	1	1

$$f_1 = \bar{A}BC + ABC$$

$$f_2 = \bar{A}\bar{B}C + A\bar{B}C$$

$$f_3 = A\bar{B}\bar{C} + A\bar{B}C$$


$$F = f_1 + f_2 + f_3$$

$$= \bar{A}BC + ABC + \bar{A}\bar{B}C + A\bar{B}C$$

$$= BC(A + \bar{A}) + A(\bar{B}C + C\bar{B})$$


$$\boxed{\text{Carry} = BC + A(B \oplus C)}$$

Gate representation





Gate Representation:



c. hexadecimal 2A to octal.

- We can convert a hexadecimal to octal by first changing it into decimal & then converting the resultant decimal to octal.

Hex \rightarrow decimal \rightarrow octal.

- Or we can also take out the binary of each digit of the hex & write its octal representation in a pair of 3.

2A \rightarrow dec \rightarrow octal

$$2 \times 16^1 + A \times 16^0$$

$$2 \times 16 + 10 \times 16^0$$

$$32 + 10$$

$$(42)_{10} \rightarrow$$

$$\begin{array}{r|l} 8 & 42 \\ \hline & 2 \end{array}$$

$$\begin{array}{r|l} 8 & 5 \\ \hline & 5 \end{array}$$

$$0$$

$$= (52)_8$$

$$(2A)_{16} = (52)_8$$

Answer.



Hexadecimal to binary.

In order to convert a hexadecimal to binary we need to write the binary of each digit of the hex number & then write all the binaries sequentially shows the binary equivalent of that number.

$$(2A)_{16} \rightarrow (?)_2$$

$$(2) = 0010$$


$$A = 1010$$

$$(2A)_{16} = (00101010)_2$$

a. Flip Flop

- A flip flop is a sequential circuit that is used as a memory element in various sequential circuits.
- A flip flop is a bistable circuit which means that it can exist in two stable states which are 0 and 1.



- It is used to preserve the state of a sequential circuit for some amount of time and then it returns the state as input in feedback to the sequential circuit.
- One flip flop can store only 1 bit of information and if we want to store multiple bits then we should use a series of flip flops.
- There are various types of flip flops which are used to diverse counters, registers, control systems and perform binary arithmetic.
- There are total 4 types of flip flops.
 1. SR flip flop [set - Reset flip flop]
 2. J flip flop
 3. D flip flop [Delay flip flop]
 4. T flip flop
- A flip flop is  active by triggering which can be level or edge.

⇒ Characteristic Table of SR flip flop
SR flip flop is a flip flop that stores the previous state only when both the input combination




as zero which means

$S=0 \quad R=0 \Rightarrow \text{Output} = Q_n \text{ (memory)}$

$S=0 \quad R=1 \Rightarrow \text{Output} = 0 \text{ (Reset)}$

$S=1 \quad R=0 \Rightarrow \text{Output} = 1 \text{ (Set)}$


$S=1 \quad R=1 \Rightarrow \text{Output} = \text{Invalid state}$



Using this we draw the char. table

S	R	Q_n	Q_{n+1}	Q_{n+1}	
0	0	0	0	0] memory
0	0	1	1	1	
0	1	0	0	0] Reset
0	1	1	0	0	
1	0	0	1	0] Set
1	0	1	1	1	
1	1	0	1	1] Invalid
1	1	1	1	1	

\Rightarrow Characteristic Table of JK Flip Flop





Here all cases are same but the invalid case is removed and Toggle is introduced when $J=1$ $K=1$ Output = Toggle which means reverse of previous state.

J	K	Q_n	Q_{n+1}	Q_{n+1}	
0	0	0	0	1	J memory
0	0	1	1	0	J memory
0	1	0	0	1	J Reset
0	1	1	0	1	J Reset
1	0	0	1	0	J set
1	0	1	1	0	J set
1	1	0	1	0	J Toggle
1	1	1	0	1	J Toggle

f.

If the memory given then it can be broken down as $2^n \times m$ bytes which means that in RAM there are n address lines and m data lines.

$$\text{Memory} = 4096 \times 16$$

$$4096 \times 16 \text{ can be written as } - 2^{12} \times 16$$

$$\therefore \text{no. of address line} = 2^n = 2^{12}$$

$$n = 12$$



--	--	--	--	--	--



and no. of data lines = m
 from $2^{12} \times 16$
 $m = 16$

∴ no. of data lines = 16

no. of chip select = $2^3 = 8$

Q. Truth Table for a 2 bit Comparator -

A ₁	A ₀	B ₁	B ₀	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	0	0	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	0	1
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

Do Not Write anything in this Portion



It is used to compare two bit numbers A & B & each digit is compared acc. to its position.

Output for $A < B$

		$B_1 B_0$	01	11	10
$A_1 A_0$	00		1		1
	01			1	1
	11				
	10			1	

$$F_1 = A_1 \bar{A}_0 \bar{B}_1 B_0$$

$$F_2 = \bar{A}_1 \bar{A}_0 B_1 \bar{B}_0 + \bar{A}_1 A_0 B_1 \bar{B}_0$$

$$= \bar{A}_1 B_1 \bar{B}_0$$

$$F_3 = A_1 A_0 B_1 B_0 + \bar{A}_1 A_0 B_1 \bar{B}_0$$

$$= \bar{A}_1 A_0 B_1$$

$$F_4 = A_1 A_0 B_1 B_0$$

$$F = \bar{A}_1 \bar{A}_0 \bar{B}_1 B_0 + \bar{A}_1 B_1 \bar{B}_0 + \bar{A}_1 A_0 B_1 + A_1 \bar{A}_0 B_1 B_0$$

$$= \bar{A}_1 \bar{A}_0 B_0 (\bar{B}_1 + B_1) + \bar{A}_1 (B_1 \bar{B}_0 + A_0 B_1 B_0)$$

$$F = \bar{A}_1 \bar{A}_0 B_0 (A \oplus B)' + \bar{A}_1 B_1 (A \oplus B)$$

Output for $A = B$

		$B_1 B_0$	01	11	10
$A_1 A_0$	00		1		
	01			1	
	11				1
	10				

$$F = \bar{A}_1 \bar{A}_0 B_1 B_0 + \bar{A}_1 A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 B_1 B_0 + A_1 \bar{A}_0 \bar{B}_1 \bar{B}_0$$

$$= \bar{A}_1 \bar{A}_0 (B_1 B_0 + \bar{B}_1 \bar{B}_0) + A_1 A_0 (B_1 B_0 + \bar{B}_1 \bar{B}_0)$$

$$= \bar{A}_1 \bar{A}_0 (A \oplus B)' + A_1 A_0 (A \oplus B)$$

$$= \bar{A}_1 \bar{A}_0 (A \oplus B)' + A_1 A_0 (A \oplus B)$$

$$F = (A \oplus B)$$



Do Not Write anything in this Portion

for $A > B$

	a_1	a_0	b_1	b_0
a_1			1	
a_0	1			
b_1	1	1	1	1
b_0	1			

$$F_1 = \bar{A} \bar{A}_0 B B_0$$

$$F_2 = \bar{A} A_0 \bar{B} \bar{B}_0 + A A_0 \bar{B} \bar{B}_0$$

$$= A \bar{B} \bar{B}_0$$

$$F_3 = A_1 B_1 B_0$$

$$F_4 = A A_0$$



$$F = \bar{A} \bar{A}_0 B B_0 + A_0 \bar{B} \bar{B}_0 + A_1 B_1 B_0 + A A_0$$

$$= \dots$$

$$= B_1 B_0 (\bar{A} \bar{A}_0 + A_1) + A_0 (\bar{B} \bar{B}_0 + A_1)$$

$$= \dots$$

$$F = A_1 B_1 + A_0 \bar{B}_1 (A_1 \oplus B_1)$$

g. Advantages of Cache Memory Organization

- Cache Memory is placed between the main memory & the CPU therefore it is very quickly accessed by the CPU.
- A cache memory is volatile therefore we can swap in and swap out pages




--	--	--	--	--	--	--	--



and therefore we can accommodate a very large amount of data into cache memory.

- Cache memory is very versatile & it can carry multiple processes inside it can be carried & then the CPU can also perform multiprogramming.
- Cache memory is the first memory which is checked by the CPU so it can provide frequent information to the CPU.



- Cache memory can also extend the concept of virtual memory when there is an illusion given that all the programs are in main memory but actually less pages of each process are there in the cache memory.
- A cache memory also has page replacement algorithms that can help efficient allocation & de-




allocation of Memory to processes -

- Cache memory has SRAM when data is loaded ~~is~~ statically so it does not need to be refreshed again & again & it can retain data for large amount of time.

h) De Morgan's Theorem

First law:

i) $A \cdot B = \overline{\overline{A} + \overline{B}}$ ✓



This can also be equal to

$$\overline{\overline{A} + \overline{B}}$$



for $A=1, B=0$
 $A \cdot B = 1 \cdot 0 = 0 = \overline{0} = 1$
 $\overline{\overline{A} + \overline{B}} = 0 + 1 = 1$

which are equal hence proved.



Second Law

$$\rightarrow (A+B)' = A' \cdot B'$$

for two variables A and B

when

$$A = 0$$


$$B = 1$$

$$(A+B)' = (0+1)' = (1)' = 0$$


$$A' \cdot B' = 0' \cdot 1' = 1 \cdot 0 = 0$$

which are equal \Rightarrow hence proved.

10




$$(A+B)' = A' \cdot B'$$






1) Multiplexer

- A multiplexer is used where multiple data lines are sent to a single channel.
- A multiplexer is a sequential combinational circuit that takes 2^n lines in input & selects one of that line & shows the output.
- A multiplexer is also known as data selector & it performs the operation of selecting using select line. Each multiplexer has n select lines.
- A 2x1 Multiplexer.



S_0	I_0	I_1
0	I_0	
1		I_1

$$F = \bar{S}_0 I_0 + S_0 I_1$$





4X1 MUX


A 4X1 MUX has 4 input line

$$2^2 = 4$$

$2^n = \text{when } n = \text{no. of select line.}$
 \therefore it has 2 select lines. S_1, S_0
and it has 1 output line

S_1	S_0	Output
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$f = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$





Section-B

Q-2). XOR operator Gate

- XOR is a logical gate that has 2 inputs & it has one output.
- XOR is a logical which says if both the bits in input are same then the output is false & if both are different then output is true.
- We can also say that if any input is 0 then output will be 1 & if both inputs are 1 then output is 0.

Truth Table.

A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0

2. NAND Gate

- Nand is a gate which is the complement of AND gate which means that it gives all the outputs as negation of not AND.



Truth Table.

A	B	A NAND B
0	0	1
0	1	1
1	0	1
1	1	0

3. NOR Gate

NOR gate is a logical gate that is complement of OR gate which means it shows all output as complement of OR gate.

A	B	A NOR B
0	0	1
0	1	0
1	0	0
1	1	0

Named as a universal gate.

- NAND is considered a universal gate because we can derive all the other logical gates from NAND gate only.

example

(OR Gate)

OR gate \Rightarrow 


can be implemented using NAND gate as -



$$((A \cdot B)')' = (\overline{A + \overline{B}})'$$

$$(\overline{A + \overline{B}})' = A \cdot B$$

(NOT A NAND NOT B)




2. AND Gate.

AND gate $A \cdot B$

can be represented using NAND gate as.


$$(A \cdot B) = \text{NOT}(A \text{ NAND } B)$$



3. NOT Gate


NOT gate $(A)' = \overline{A}$ can be represented as -

A NAND A



4. XOR gate using


XOR expression is $A'B + B'A$ can be rep using NAND gate as -



Do Not Write anything in this Portion




$F = AB + CD$ using NAND Gate.



9. Section-B ✓

1. Associative memory



- An Associative memory is a type of memory which is used to perform searching operation in memory.



Do Not Write anything in this Portion

- The searching is done content wise & not data wise address wise so it is also called content addressable memory.
- Here a $m \times n$ ^{memory} matrix is used with n bits for m data.
- The Argument Register holds the thing that is to be searched inside the memory.
Key Register holds the maps or information about the argument register.
- The Argument Register string is compared sequentially & parallelly to the content of the Main memory & if the match is found then the Match register for that memory string is returned true & otherwise it is returned false. ✓


Use of Associative Memory

1. Associative Memory is used to search data from a the memory efficiently with the support of addresses & only content.



Static RAM

- Its abbreviation is SRAM.
It is called so because it stores the data statically and does not require any refreshings.
- It uses the latches to retain the data & the latches are connected to the bit line using 2 transistors.




- The data is read & write from the word line.
 - Static RAM is a ✓ quickly accessible memory. fast access ✓
 - It is ~~not~~ simple to maintain but it is very costly.
 - It does not have a high capacity and the memory density is very low.
- Use - It is used in the cache memory because it can be accessed very fast & does not need frequent refreshings.



DRAM

- It is a type of RAM which is formed with the help of capacitors.
- It is a non-volatile memory because the capacitors used are like a bucket filled with electrons. Here data leaking can happen & to prevent this - they need to be refreshed frequently.



- Selected data from Bit line is transferred to word line which is read & written on the capacitors but capacitors can leak that data so they are refreshed.

- DRAM is very cheap & it can be easily maintained.
- Its memory capacity is high with high data density.
- It cannot be accessed frequently.

Use- The DRAM are used in main memory because they are volatile and they are slow to access.