Roll No	•••••					Question Booklet Number
O. M. R. Serial No.						

M. Sc. (Electronics) (Fourth Semester) EXAMINATION, July, 2022

(Elective Course)

PROCESSES IN DEVICE FABRICATION

P	ape	r Co	de	
ELC	4	0	4	(F)

Questions Booklet Series

D

[Maximum Marks : 100

Time: 1:30 Hours]

Instructions to the Examinee:

- 1. Do not open the booklet unless you are asked to do so.
- 2. The booklet contains 60 questions. Examinee is required to answer any 50 questions in the OMR Answer-Sheet provided and not in the question booklet. If more than 50 questions are attempted by student, then the first attempted 50 questions will be considered for evaluation. All questions carry equal marks.
- 3. Examine the Booklet and the OMR Answer-Sheet very carefully before you proceed. Faulty question booklet due to missing or duplicate pages/questions or having any other discrepancy should be got immediately replaced.

परीक्षार्थियों के लिए निर्देश:

- प्रश्न-पुस्तिका को तब तक न खोलें जब तक आपसे कहा न जाए।
- 2. प्रश्न-पुस्तिका में 60 प्रश्न हैं। परीक्षार्थी को किन्हीं 50 प्रश्नों को केवल दी गई OMR आन्सर-शीट पर ही हल करना है, प्रश्न-पुस्तिका पर नहीं। यदि छात्र द्वारा 50 से अधिक प्रश्नों को हल किया जाता है तो प्रारम्भिक हल किये हुए 50 उत्तरों को ही मूल्यांकन हेतु सम्मिलित किया जाएगा। सभी प्रश्नों के अंक समान हैं।
- उ. प्रश्नों के उत्तर अंकित करने से पूर्व प्रश्न-पुस्तिका तथा OMR आन्सर-शीट को सावधानीपूर्वक देख लें। दोषपूर्ण प्रश्न-पुस्तिका जिसमें कुछ भाग छपने से छूट गए हों या प्रश्न एक से अधिक बार छप गए हों या उसमें किसी अन्य प्रकार की कमी हो, तो उसे तुरन्त बदल लें।

(शेष निर्देश अन्तिम पृष्ठ पर)

(Only for Rough Work)

- 1. In which method shallow penetration of dopants is possible?
 - (A) Ion implantation
 - (B) Vertical diffusion
 - (C) Horizontal diffusion
 - (D) Dopants diffusion
- 2. Which method is most suitable for silicon crystal growth in silicon wafer preparation?
 - (A) Float zone process
 - (B) Bridgeman-Stockbarger method
 - (C) Czochralski crystal growth process
 - (D) Laser heated pedestal growth
- 3. Which is the most striking feature in monolithic integrated circuit transistor?
 - (A) Collector contact is present at the bottom of IC.
 - (B) Collector contact is present at the top of IC.
 - (C) Collector contact is absent.
 - (D) Collector contact is present on one of the sides of IC.

- 4. Why monolithic IC transistor is preferred over discrete planar epitaxial transistor?
 - (A) Due to structural difference
 - (B) Increase in $V_{CE\,(sat)}$ and collector series resistor
 - (C) Improvement in circuit performance
 - (D) All of the above
- 5. What is the reason for using lateral p-n-p transistor is integrated circuits ?
 - (A) Requires simple process control
 - (B) Simultaneous fabrication of p-n-p and n-p-n transistors
 - (C) Provide good isolation
 - (D) Miniaturization and cost reduction
- 6. Which of the following transistor has the limitation, due to the requirement for additional fabrication steps and design consideration?
 - (A) Vertical p-n-p transistor
 - (B) Lateral p-n-p transistor
 - (C) Triple diffused p-n-p transistor
 - (D) Substrate p-n-p transistor

ELC-404(F) (3) Set-D

7.	The 'buried layer' reduces collector	10.	The diffusion of collector impurities
	series resistance by providing		in <i>n-p-n</i> transistor should be small
	(A) A low resistivity current path from		because
	n -type layer to n^+ contact layer		(A) No additional diffusion or masking
	(B) A low resistivity current path from		steps required
	p -type layer to n^+ contact layer		(B) Bandwidth is controlled by lateral
	(C) A high resistivity current path from		diffusion of <i>p</i> -type impurity
	n -type layer to n^+ contact layer		(C) Collector need not be kept at
	(D) A high resistivity current path from		negative potential
	p -type layer to n^+ contact layer		(D) None of the above
8.	At what potential, the substrate of a	11.	The advantage of multi-emitter transistor
·.	vertical p - n - p transistor should be kept to		is
	attain good isolation ?		(A) To reduce fabrication steps
	(A) Same potential		(B) To save chip area
	(B) Positive potential		(C) To lower design consideration
	(C) Different potential		(D) To provide linear output
	(D) Negative potential	12.	The number of squares contained in the
9.	Which method is used in the fabrication		integrated resistor by diffused resistor
9.	of p - n - p transistor ?		method depend on ratio of
			(A) ρ/t
	(A) Vertical substrate <i>p-n-p</i> (B) Triple diffused none		(B) $\rho \times L/W$
	(B) Triple diffused <i>p-n-p</i>		(C) $W/L \times t$
	(C) Lateral <i>p-n-p</i>(D) All of the above		(D) L/W
	(D) All of the above		

(4)

Set-D

13.	Which integrated resistor can achieve	16. Which one material is preferred for	r IC
	high value of sheet resistance?	fabrications?	
	(A) Pinched resistor	(A) Silicon	
	(B) Epitaxial resistor	(B) Germanium	
	(C) Thin film resistor	(C) Aluminium	
	(D) All of the above	(D) Copper	
14.	Which of the following is not	17. The Cz process is used for	
	used as metallic film in the thin film	(A) Crystal growth	
	resistor ?	(B) Metallization	
	(A) Nichrome (NiCr)	(C) Oxidation	
	(B) Tantalum (Ta)	(D) Annealing	
	(C) Stannic oxide (SnO ₂)	18. EGS means	
	(D) Silicon dioxide (SiO ₂)	(A) Electronic Gate Silicon	
15.	The capacitance of junction capacitor	(B) Electric Gate Silicon	
	does not depend upon	(C) Electronic Grade Silicon	
	(A) Impurity concentration of <i>p</i> -type	(D) Electric Grade Silicon	
	epitaxial layer	19. An IC contains:	
	(B) Impurity concentration of <i>n</i> -type	(A) Passive elements	
	epitaxial layer	(B) Active elements	
	(C) Area of the junction	(C) Both passive and active element	ts
	(D) Voltage across the junction	(D) None of the above	

(5)

Set-D

20.	The most complicated component	24.	The diffusion of in is done on the
	fabricated on IC is:		
	(A) Diode		(A) Substrate laser
	(B) Resistor		(B) Second layer
	(C) Transistor		(C) SiO ₂ layer
	(D) Conductor		(D) All of the above
21.	The bottom layer of an IC serves as:	25.	Protects the wafer from contamination
	(A) Connector layer		due to impurities :
	(B) Insulating layer		(A) SiO ₂ layer
	(C) Substrate layer		_ ·
	(D) None of the above		(B) Masks
22	A11 d		(C) Photoresist layer
22.	All the active and passive elements are		(D) Diffusion
	grown on the layer of the	26.	Selective etching is done
	IC.	20.	
	(A) First substrate		using
	(B) The second layer which is a single		(A) Diffusion process
	crystal extension of the substrate		
	or your extension or the buothate		(B) Photolithography process
	(C) The SiO ₂		(B) Photolithography process(C) Metallization process
	·		
23.	(C) The SiO₂(D) The polysilicon	27.	(C) Metallization process
23.	(C) The SiO ₂ (D) The polysilicon The second layer of IC is of	27.	(C) Metallization process(D) Masking process
23.	 (C) The SiO₂ (D) The polysilicon The second layer of IC is of mils thickness. 	27.	(C) Metallization process(D) Masking processUsually, the substrate of IC is made up of
23.	(C) The SiO ₂ (D) The polysilicon The second layer of IC is of	27.	(C) Metallization process(D) Masking processUsually, the substrate of IC is made up of
23.	 (C) The SiO₂ (D) The polysilicon The second layer of IC is of mils thickness. 	27.	 (C) Metallization process (D) Masking process Usually, the substrate of IC is made up of
23.	 (C) The SiO₂ (D) The polysilicon The second layer of IC is of mils thickness. (A) 2 	27.	(C) Metallization process(D) Masking processUsually, the substrate of IC is made up of
23.	(C) The SiO ₂ (D) The polysilicon The second layer of IC is of mils thickness. (A) 2 (B) 3	27.	 (C) Metallization process (D) Masking process Usually, the substrate of IC is made up of

(6)

Set-D

28.	The process of forming an IC on a single	31.	After epitaxial growth the next step for
	silicon chip is known as:		IC fabrication is
	(A) Single process IC		(A) Base diffusion
	(B) Monolithic IC		(B) Emitter diffusion
	(C) Epitaxial IC		(C) Metallization
	(D) All of the above		(D) Isolation diffusion
29.	A thin layer of SiO ₂ is formed over the	32.	The collectors of different transistors are
	epitaxial layer by exposing the wafer to		drawn from
	an oxygen atmosphere at a temperature		(A) Different isolation regions
	of		(B) Same isolation regions
	(A) 1500 Degrees C		(C) Epitaxial region
	(B) 2500 Degrees C		(D) Photoresist region
	(C) 5000 Degrees C	33.	To make $p-n$ junctions reverse biased,
	(D) 1000 Degrees C		with respect to isolation region the p -type
30.	Silicon dioxide helps the penetration of		substrate must also be held
	impurities.		at
	(A) True		(A) Zero
	(B) False		(B) Unity
	(C) Partially true		(C) Positive potential
	(D) All of the above		(D) Negative potential

(7)

Set-D

34.	In base diffusion step	38.	The technique is used to
	impurities are diffused.		etch away all the undesired aluminium
	(A) <i>p</i> -type		areas.
	(B) <i>n</i> -type		(A) Photoresist
	(C) Both <i>p</i> and <i>n</i> -type		(B) Oxidation
	•		(C) Diffusion
	(D) None of the above		(D) Polishing
35.	The resistivity of the base layer is	39.	After attaching the chip to a suitable
	the isolation region.		header, the package leads are connected
	(A) Equal to		to IC using
	(B) Lower than		(A) Aluminium wire
	(C) Higher than		(B) Copper wire
	(D) Reciprocal		(C) Lead wire
36.	The interconnections are made		(D) All of the above
	during	40.	During the photolithographic process the
	(A) Emitter diffusion process		wafer is coated with
	(B) Photolithography process		(A) SiO ₂
	(C) Epitaxial growth		(B) Polysilicon
	(D) Metallization process		(C) Photosensitive emulsion
37.	For interconnection, aluminium		(D) Mask
	is deposited on the wafer	41.	After placing the mask over the
	through		photoresist the wafer is subjected
	(A) Diffusion		to
	(B) Oxidation		(A) UV-rays
	· ,		(B) Visible light
	(C) Vacuum deposition		(C) Infrared rays
	(D) All of the above		(D) All of the above

(8)

Set-D

of the following circuits are not
vith digital ICs ?
Multiplexers
Demultiplexers
Counters
shift registers
1.C Cd QQL'
l form of the SSI is:
small Scale Industries
small Scale Integration
man scale integration
surface Scale Integration
small Surface Integration
the components size is increased
the IC, then the IC size will
the 16, then the 16 size will
Decreased
ncreased
icieased
No change
C will damage
o min dumugo

(9)

Set-D

49.	Which component is not used as an	52.	The major disadvantage of P-N junction
	impurity in diffusion process?		isolation technique is:
	(A) Phosphorus		(A) Formation of Parasitic Resistance
	(B) Boron chloride		(B) Formation of Parasitic Capacitance
	(C) Phosphorus pentaoxide		(C) Formation of Isolation Island
	(D) Boron oxide		(D) None of the above
50.	In ion implantation method, penetrating	53.	Which isolation technique is used in
	the ions into the silicon wafer depends		applications like military and aeroscope?
	upon		(A) Thin film isolation
	(A) Accelerating voltage		(B) P-N junction isolation
	(B) Accelerating speed		(C) Barrier isolation
	(C) Accelerating current		(D) Dielectric isolation
	(D) All of the above	54.	Pick out the incorrect statement :
51.	What is the advantage of using ion		Aluminium is usually used for
	implantation process?		metallization of most IC as it offers:
	(A) Lateral spreading is more		(A) Relatively a good conductor
	(B) Performed at high temperature		(B) High resistance
	(C) Beam current controlled from		(C) Good mechanical bond with silicon
	outside		(D) Deposition of aluminium film
	(D) Performed at low temperature		using vacuum deposition

(10)

Set-D

55.	How	the aluminium film coating is	58.	What process is used in semiconductor
	carri	ed out in metallization process ?		industry to fabricate Integrated
	(A)	Heating and pouring aluminium in		Circuits ?
		required place.		(A) Silicon wafer preparation
	(B)	Aluminium is vacuum evaporated		(B) Silicon planar process
		and then condensed.		(C) Epitaxial growth of silicon
	(C)	Placing the aluminium in required		
		place and then heating it using		(D) Photolithography process
		tungsten.	59.	What will be the next step after slicing
	(D)	None of the above		(process) silicon wafers ?
56.	Wha	t type of packing is suitable for		(A) All of the above
	Integ	grated Circuits ?		(B) Lapping
	(A)	Metal can package		(C) Polishing
	(B)	Dual-in-line package		(D) Chemical
	(C)	Ceramic flat package		
	(D)	All of the above	60.	During ion implantation process (before
57.	Meta	al can IC packages are available		the ion strike the wafer) the accelerated
	in			ions are passed through
	(A)	42 leads		(A) Strong Electric field
	(B)	16 leads		(B) Strong Magnetic field
	(C)	12 leads		(C) Strong Electric and Magnetic field
	(D)	24 leads		(D) None of the above
	, ,			

(11)

Set-D

4. Four alternative answers are mentioned for each question as—A, B, C & D in the booklet. The candidate has to choose the most correct/appropriate answer and mark the same in the OMR Answer-Sheet as per the direction:

Example:

Question:

Q. 1 (A) (C) (D)
Q. 2 (A) (B) (C) (D)
Q. 3 (A) (C) (D)

Illegible answers with cutting and over-writing or half filled circle will be cancelled.

- 5. Each question carries equal marks. Marks will be awarded according to the number of correct answers you have.
- 6. All answers are to be given on OMR Answer sheet only. Answers given anywhere other than the place specified in the answer sheet will not be considered valid.
- 7. Before writing anything on the OMR Answer Sheet, all the instructions given in it should be read carefully.
- 8. After the completion of the examination candidates should leave the examination hall only after providing their OMR Answer Sheet to the invigilator. Candidate can carry their Question Booklet.
- 9. There will be no negative marking.
- 10. Rough work, if any, should be done on the blank pages provided for the purpose in the booklet.
- 11. To bring and use of log-book, calculator, pager and cellular phone in examination hall is prohibited.
- 12. In case of any difference found in English and Hindi version of the question, the English version of the question will be held authentic.
- Impt.: On opening the question booklet, first check that all the pages of the question booklet are printed properly. If there is ny discrepancy in the question Booklet, then after showing it to the invigilator, get another question Booklet of the same series.

4. प्रश्न-पुस्तिका में प्रत्येक प्रश्न के चार सम्भावित उत्तर—
A, B, C एवं D हैं। परीक्षार्थी को उन चारों विकल्पों में से
एक सबसे सही अथवा सबसे उपयुक्त उत्तर छाँटना है।
उत्तर को OMR आन्सर-शीट में सम्बन्धित प्रश्न संख्या में
निम्न प्रकार भरना है:

उदाहरण :

प्रश्न :

प्रश्न 1 (A) (C) (D) प्रश्न 2 (A) (B) (D) प्रश्न 3 (A) (C) (D)

अपठनीय उत्तर या ऐसे उत्तर जिन्हें काटा या बदला गया है, या गोले में आधा भरकर दिया गया, उन्हें निरस्त कर दिया जाएगा।

- 5. प्रत्येक प्रश्न के अंक समान हैं। आपके जितने उत्तर सही होंगे, उन्हीं के अनुसार अंक प्रदान किये जायेंगे।
- 6. सभी उत्तर केवल ओ. एम. आर. उत्तर-पत्रक (OMR Answer Sheet) पर ही दिये जाने हैं। उत्तर-पत्रक में निर्धारित स्थान के अलावा अन्यत्र कहीं पर दिया गया उत्तर मान्य नहीं होगा।
- ओ. एम. आर. उत्तर-पत्रक (OMR Answer Sheet) पर कुछ भी लिखने से पूर्व उसमें दिये गये सभी अनुदेशों को सावधानीपूर्वक पढ़ लिया जाये।
- 8. परीक्षा समाप्ति के उपरान्त परीक्षार्थी कक्ष निरीक्षक को अपनी OMR Answer Sheet उपलब्ध कराने के बाद ही परीक्षा कक्ष से प्रस्थान करें। परीक्षार्थी अपने साथ प्रश्न-पुस्तिका ले जा सकते हैं।
- 9. निगेटिव मार्किंग नहीं है।
- 10. कोई भी रफ कार्य, प्रश्न-पुस्तिका के अन्त में, रफ-कार्य के लिए दिए खाली पेज पर ही किया जाना चाहिए।
- 11. परीक्षा-कक्ष में लॉग-बुक, कैलकुलेटर, पेजर तथा सेल्युलर फोन ले जाना तथा उसका उपयोग करना वर्जित है।
- 12. प्रश्न के हिन्दी एवं अंग्रेजी रूपान्तरण में भिन्नता होने की दशा में प्रश्न का अंग्रेजी रूपान्तरण ही मान्य होगा।

महत्वपूर्ण : प्रश्नपुस्तिका खोलने पर प्रथमतः जाँच कर देख लें कि प्रश्न-पुस्तिका के सभी पृष्ठ भलीभाँति छपे हुए हैं। यदि प्रश्नपुस्तिका में कोई कमी हो, तो कक्षनिरीक्षक को दिखाकर उसी सिरीज की दूसरी प्रश्न-पुस्तिका प्राप्त कर लें।